JPH0558665B2 - - Google Patents

Info

Publication number
JPH0558665B2
JPH0558665B2 JP62059358A JP5935887A JPH0558665B2 JP H0558665 B2 JPH0558665 B2 JP H0558665B2 JP 62059358 A JP62059358 A JP 62059358A JP 5935887 A JP5935887 A JP 5935887A JP H0558665 B2 JPH0558665 B2 JP H0558665B2
Authority
JP
Japan
Prior art keywords
electrodes
chip carrier
lead
hybrid integrated
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62059358A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63226053A (ja
Inventor
Koji Nishida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP62059358A priority Critical patent/JPS63226053A/ja
Publication of JPS63226053A publication Critical patent/JPS63226053A/ja
Publication of JPH0558665B2 publication Critical patent/JPH0558665B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP62059358A 1987-03-13 1987-03-13 混成集積チツプモジユ−ル Granted JPS63226053A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62059358A JPS63226053A (ja) 1987-03-13 1987-03-13 混成集積チツプモジユ−ル

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62059358A JPS63226053A (ja) 1987-03-13 1987-03-13 混成集積チツプモジユ−ル

Publications (2)

Publication Number Publication Date
JPS63226053A JPS63226053A (ja) 1988-09-20
JPH0558665B2 true JPH0558665B2 (en]) 1993-08-27

Family

ID=13110962

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62059358A Granted JPS63226053A (ja) 1987-03-13 1987-03-13 混成集積チツプモジユ−ル

Country Status (1)

Country Link
JP (1) JPS63226053A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001102486A (ja) * 1999-07-28 2001-04-13 Seiko Epson Corp 半導体装置用基板、半導体チップ搭載基板、半導体装置及びその製造方法、回路基板並びに電子機器

Also Published As

Publication number Publication date
JPS63226053A (ja) 1988-09-20

Similar Documents

Publication Publication Date Title
US4819041A (en) Surface mounted integrated circuit chip package and method for making same
JPS5826826B2 (ja) 集積回路用セラミック・パッケ−ジ
JP2002506289A (ja) 多数の半導体チップを有する半導体素子
JPH0462866A (ja) 表面実装部品の実装方法
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPH0451064B2 (en])
JPH0558665B2 (en])
JP2524482B2 (ja) Ｑｆｐ構造半導体装置
JPS63273340A (ja) 混成集積回路装置
JP2722451B2 (ja) 半導体装置
JPH0458189B2 (en])
JPH02164096A (ja) 多層電子回路基板とその製造方法
JPH0519974Y2 (en])
JP2970075B2 (ja) チップキャリヤ
JP2544272Y2 (ja) 混成集積回路
JP3615236B2 (ja) 混成集積回路装置
JP3405718B2 (ja) 半導体装置
JPH07106503A (ja) 半導体装置用パッケージおよび半導体装置
JPH0314292A (ja) 高密度実装モジュールの製造方法
JPS61166148A (ja) 多層混成集積回路装置
JPH05226518A (ja) 混成集積回路装置
JP2878046B2 (ja) 電子部品収納用パッケージ
JPH1117303A (ja) 電子回路装置
JPS61278198A (ja) 電子回路モジユ−ル
JPS63102390A (ja) 混成集積回路